

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/756,409	10/756,409 01/14/2004		Hirotaka Kawata	118006	2629
25944	7590	04/13/2006		EXAMINER	
OLIFF & B	ERRIDO	GE, PLC	LE, THAO X		
P.O. BOX 19 ALEXANDE		22220		ART UNIT	PAPER NUMBER
ALEXANDE	da, va	22320		2814	

DATE MAILED: 04/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

				R^{γ}				
		Application No.	Applicant(s)					
	·	10/756,409	KAWATA ET AL.					
	Office Action Summary	Examiner	Art Unit					
		Thao X. Le	2814	•				
Period fo	The MAILING DATE of this communication or Reply	n appears on the cover sheet	with the correspondence address					
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communicatic period for reply specified above is less than thirty (30) days, of period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may on. a reply within the statutory minimum of the period will apply and will expire SIX (6) M statute, cause the application to become	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communic ABANDONED (35 U.S.C. § 133).	cation.				
Status		•						
1) 又	Responsive to communication(s) filed on	16 March 2006.						
	·	This action is non-final.	·					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims	·						
5)□ 6)⊠ 7)□	Claim(s) 1-4,8-11,15 and 16 is/are pending 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-4,8-11,15 and 16 is/are rejected to claim(s) is/are objected to Claim(s) are subject to restriction as	hdrawn from consideration.		*				
Applicat	ion Papers							
10)	The specification is objected to by the Exa The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	accepted or b) objected to the drawing(s) be held in abey orrection is required if the drawing.	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.1					
Priority :	under 35 U.S.C. § 119							
12)[a)	Acknowledgment is made of a claim for fo All b) Some * c) None of: 1. Certified copies of the priority docu. 2. Certified copies of the priority docu. 3. Copies of the certified copies of the application from the International Bee the attached detailed Office action for	ments have been received. ments have been received in priority documents have been ureau (PCT Rule 17.2(a)).	Application No en received in this National Stage					
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date	8) Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application (PTO-152) 					

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 3. Claims 1-4, 8-11 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6528358 to Yamazaki et al..

Regarding claim 1, Yamazaki discloses a transistor in fig. 23E, comprising: a monocrystalline semiconductor layer 41, column 44 line 32 and col. 47 lines 13-25, including a channel region 52, column 45 line 31, a lightly doped region 50, column 45 line 25, and a heavily doped region 49, column 45 line 16, the monocrystalline semiconductor layer 41 having a surface, a side extending substantially perpendicular

to the surface, fig. 23A, and a shoulder (corner of layer 41) portion disposed where the surface and the side intersect, fig. 23A, and a gate insulating film 38/42 provided over the monocrystalline semiconductor layer 41, the gate insulating film having a thermal oxide film 38, column 44 line 33, formed on the monocrystalline semiconductor layer 41 to a thickness in a range of 5nm to 50 nm, col. 42 line 18, the thermal oxide film being thinner at a portion corresponding to the shoulder portion of the monocrystalline semiconductor layer 41 than that at other portions, and at least one vapor-deposited insulating film 42, column 44 line 38, formed on the thermal oxide film 38, fig. 23B, the at least one vapor-deposited insulating film 42 covering an area including at least the channel region 52, the lightly doped region 50, and the heavily doped region 47 of the monocrystalline semiconductor layer 41, fig. 23E, the at least one vapor-deposited insulating film having a thickness at the shoulder portion of the monocrystalline semiconductor layer 41 that is substantially equal to that at other portions, fig. 23E.

But, Yamazaki does not disclose the transistor wherein the gate insulating film having a total thickness set in a range of 60 nm to 80 nm.

However, Yamazaki discloses the gate insulating film 19 (10 nm col. 42 line 28) and 42 (col. 44 line 37) having a total thickness set in a range of 100 nm to 110 nm. Accordingly, it would have been obvious to one of ordinary skill in art to use thickness teaching of Yamazaki in the range as claimed, because it has been held that where the general conditions of the claims are discloses in the prior art, it is not inventive to discover the optimum or workable range by routine

experimentation. See In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

With respect to 'the thermal oxide film being thinner at a portion corresponding to the shoulder portion of the monocrystalline semiconductor layer 41 that at other portions' and 'the at least one vapor-deposited insulating film having a thickness at the shoulder portion of the monocrystalline semiconductor layer 41 that is substantially equal to that at other portions', Yamazaki discloses the oxide layer 38 and vapor-deposited layer 42 that are substantially identical to that of the claims, claimed properties or functions are presumed to be inherent. Or where the claimed and prior art products are identical or substantially identical in structure or composition, or are produced by identical or substantially identical processes, a *prima facie* case of either anticipation or obviousness has been established. *In re Best*, 195 USPQ 430, 433 (CCPA 1977) and MPEP 2112.01. Furthermore, the Applicant Admitted Prior Art (AP) confirms the thinner portion 41a of a thermal oxide layer 41 at a shoulder of a monocrystalline semiconductor 40 in fig. 15.

Regarding claim 2, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 being made of monocrystalline silicon, column 44 line 33 and discussion in claim 1 above.

Regarding claim 3, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 being a mesa type, Fig. 23A.

Regarding claim 4, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 having a thickness of 50 nm, column 33 line 11.

Regarding claims 8-11 and 15, Yamazaki discloses an electro-optical device, comprising: a transistor, fig. 23E, wherein a transistor according to claim 1 being provided as a switching element in a display area, fig. 60F, a electro-optical device, fig. 60E, a semiconductor device, 23E.

In the recitation 'an electro-optical device' and 'an electronic apparatus' has not been given patentable weight because it have been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. Kropa v. Robie, 88 USPQ 478(CCPA 1951).

4. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over US 6528358 to Yamazaki et al. in view of US 6653657 to Kawasaki et al.

Regarding claim 16, Yamazaki discloses the transistor comprising the monocrystalline semiconductor layer 41 further having a storage capacitor electrode portion 49 that includes the shoulder portion, the thermal oxide film 38 and the vapor-deposited insulating 42 being interposed on the capacitor electrode portion 49 and serving as a dielectric, fig. 23E.

But Yamazaki does not disclose the transistor further comprising: a capacitor line.

However, Kawasaki discloses a transistor comprising a capacitor line 235, fig. 10D, the semiconductor layer 208, fig. 9A, further having a storage capacitor electrode portion 221, fig. 10A col. 11 line 17, the oxide film 222, fig. 10B col. 11 line 37, being interposed between the capacitor line 235 and the storage capacitor electrode portion 221 and serving as a dielectric, fig. 10D. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the storage capacitor teaching of Kawasaki with Yamazaki's device, because it would have improved the operation performance and reliability of a semiconductor device as taught by Kawasaki in column 15 lines 34-40.

Response to Arguments

Applicant's arguments filed 16 Mar. 2006 have been fully considered but they are not persuasive. The Applicant argues that the total thickness of the disclosed gate insulating film is well outside the range recited in claim1. This is not persuasive because 1) the applicant has not established the criticality of the thickness stated, when the patentability is said to be based upon particular chosen dimension or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

2) in the paragraph [0074] of the instant application discloses the total thickness is set to about 60-80nm in order to ensure the dielectric strength. Obviously, the thicker gate insulating dielectric layers (100-110 nm) of Yamazaki would be stronger than that of the gate insulating layers of the instant application; it appears that Yamazaki's gate

insulating layers achieve the intended dielectric strength; therefore it would have been obvious to one of ordinary skill in the art to optimize the thickness to determine the workable range by routine experimentation. See In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone

Application/Control Number: 10/756,409

Art Unit: 2814

number for the organization where this application or proceeding is assigned is 703-

872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thao X. Le 11 April 2006 Page 8